Added CEP 2 Cores 2 & 5
Added CEP 2 Cores 2 & 5
This commit is contained in:
30
cep2_core5/zlc_s80.pwk
Normal file
30
cep2_core5/zlc_s80.pwk
Normal file
@@ -0,0 +1,30 @@
|
||||
#MAXDOOR ASCII
|
||||
# model: (DG)PLC_005_pwk
|
||||
filedependancy PlaceableObjects01.max
|
||||
node trimesh zlc_s80_wg
|
||||
parent zlc_s80_pwk
|
||||
position 0.0 -0.0139905 0.0
|
||||
orientation 0.0 0.0 0.0 0.0
|
||||
wirecolor 0.0313726 0.0313726 0.533333
|
||||
bitmap NULL
|
||||
verts 4
|
||||
-0.970874 -0.970874 0.0
|
||||
0.970874 -0.970874 0.0
|
||||
-0.970874 0.970874 0.0
|
||||
0.970874 0.970874 0.0
|
||||
faces 2
|
||||
2 0 3 1 0 0 0 1
|
||||
1 3 0 1 0 0 0 1
|
||||
endnode
|
||||
node dummy s80_pwk_use01
|
||||
parent zlc_s80_pwk
|
||||
position 0.105719 1.7065 0.0
|
||||
orientation 0.0 0.0 0.0 0.0
|
||||
wirecolor 0.878431 0.341176 0.560784
|
||||
endnode
|
||||
node dummy s80_pwk_use02
|
||||
parent zlc_s80_pwk
|
||||
position 0.105719 -1.62972 0.0
|
||||
orientation 0.0 0.0 0.0 0.0
|
||||
wirecolor 0.878431 0.341176 0.560784
|
||||
endnode
|
||||
Reference in New Issue
Block a user